ABSTRACT This paper presents the analytical design techniques of several reflection-type group delay (GD) circuits (types-I-III) with arbitrarily prescribed wideband flat GD responses using λ/4-coupled lines. The type-I GD circuit consists of the λ/4 transmission lines and an open-circuited coupled line with a short-circuited load, whereas type-II consists of a short-circuited coupled line with an open-circuited load. For a compact circuit size, the type-III circuit is realized by a parallel combination of the open-circuited and short-circuited coupled lines. To obtain the arbitrarily prescribed response of wideband flat GD, closed-form analytical design equations are provided. An analytical analysis shows that the wideband flat GD response can be obtained by controlling the appropriate even-and odd-mode impedances of the coupled lines. For an experimental validation of the proposed structures, prototypes of the three GD circuits were designed and fabricated at the center frequency of 2.5 GHz. To realize a higher GD response over a wideband bandwidth, a number of reflection-type GD circuit units are cascaded and measured. The measurement results agree soundly with the simulation and theoretical prediction results.
I. INTRODUCTION
Microwave group delay (GD) circuits have various applications in modern wireless communication systems including the AM/PM cancellation of predistortion linearizer [1] , the radio frequency (RF) self-interference cancellation of the in-band full duplex radio [2] , the signal cancellation in feed-forward amplifier [3] , and real-time analog radio-signal processing (R-ASP) [4] - [6] . To enhance the cancellation bandwidth in RF communication systems, wideband GD circuits are highly essential components for the matching of the GD between the referential and cancellation paths.
The realization of GD circuits requires an efficient control of the phase characteristics, and these circuits can be classified into reflection-and transmission-types. The transmission-type GD circuit was realized using a multisection coupler-based super-conductive delay [7] , a cascading of all pass networks [8] , [9] , and the non-commensurate coupled lines using the multi-conductor transmission line (TL) technique [10] . These structures, however, require genetic-optimization techniques to implement the final structures. Similarly, wideband all-pass GD circuits have been synthesized through the usage of and non-uniform commensurate C-and D-sections [11] , [12] , and a multilayer broadside coupled line GD circuit for analog signal processing [13] . These works, however, require iterative design procedures to map the arbitrary prescribed GD problem from the bandpass to the low pass domain, and then again back to the bandpass domain for the attainment of the optimum circuit parameters. Similarly, a transversal filter structure for which a distributed amplifier has been utilized to realize GD circuit [14] that requires complex iterative procedures to obtain a large number of tap coefficients for the specified GD response.
In contrast to the transmission-type, reflection-type GD circuits are widely used and can be realized by terminating the coupled and through ports of a 3-dB hybrid coupler with a one-port reflective GD circuit, and the overall GD response of the resultant two-port network is addition of the GD responses of the hybrid and one-port reflective circuits [15] - [17] . One-port reflective GD circuits typically include chirped dispersive delay lines at microwave frequencies, and these circuits are realized using spatial impedance profiles, however, this approach is limited to specific implementation types [18] . Similarly, a coupled-resonator network approach was utilized to design the GD equalizers using optimization procedures [19] , [20] . A narrow-band one-port circuit with an arbitrarily prescribed GD response was synthesized in [21] ; later, this technique was improved and applied to a design of reflective GD circuits that is based on shunt stubs, stepped-impedance lines [22] , alternating K /J -inverters, and λ/4 TL resonators [23] , [24] . However, iterative procedures are required for these techniques to transform the prescribed GD problem from the bandpass domain to the low-pass domain using a one-port ladder network, and again, to transform the synthesized low-pass network back to the bandpass domain, for the implementation in a specific technology.
This paper presents the realization of reflection-type GD circuits with an arbitrarily prescribed wideband flat GD response based on an exact analytical synthesis technique. The proposed circuits are based on the synthesis of one-port coupled lines, which do not require any transformative procedures for the attainment of the circuit parameters for the specified flat GD response. Three reflection-type GD circuits are proposed, synthesized and experimentally demonstrated. To realize a high GD response with the wideband bandwidth, a number of reflection-type GD circuits can be cascaded. Fig. 1 shows the structures of the λ/4 coupled line [25] , where z 0e and z 0o denote the normalized even-and odd-mode impedances with respect to the port impedance Z 0 of coupled line, respectively. Assuming z c = √ z 0e z 0o , the normalized z 0e and z 0o of the coupled line can be using (1) as follows:
II. MATHEMATICAL ANALYSIS
where C is the coupling coefficient of the coupled line [25] . The normalized z-parameters of the coupled line with opencircuited coupled and the through ports, shown in Fig. 1(a) , can be expressed as (2) in terms of the z c and C as follows:
where, f and f 0 are the operating and design center frequencies, respectively. Similarly, the normalized y-parameters the coupled line, where the coupled and through ports are short-circuited, and are shown in Fig. 1(b) , can be expressed as (3) in terms of the z c and C as follows: A. WIDEBAND FLAT GROUP DELAY (GD) CIRCUIT: ONE-PORT REFLECTIVE TYPE-I Fig. 2(a) shows the proposed structure of the reflective type-I wideband GD circuit that consists of the λ/4 coupled line and a TL with the normalized characteristic impedance of z 1 . The reflection coefficient of this circuit is expressed as (4), as follows:
where
Using the reflection-coefficient phase, the GD of the one-port reflective type-I circuit is calculated using (6) .
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From (8), it is noted that the GD at f = f 0 depends on the z 1 , C, and z c . Therefore, the z c value can be expressed in terms of the GD and C using (9) .
where z 1 can be chosen arbitrarily. In addition, it is evident from (9) that, the value of z c is only real positive if
To obtain real positive z c from (9), the relations among C, the specified GD and f 0 should become evident. The expression of C that relates to GD and f 0 can be empirically written using (10) .
where α is a factor that provides an extra degree of freedom to control the C, which resulting in a variation of the GD ripple. The in-band GD ripples ( τ ripple ) is defined using (11) .
where τ max is the maximum GD at passband edge frequency.
To validate the analytical-design equations, Fig. 3 shows the calculated GD and the phase response of reflective type-I GD circuit with different α. The design specification and the calculated circuit parameters are shown in Table 1 . In these calculations, the GD at f 0 is fixed at 4 ns. As can be seen from Fig. 3 , the τ ripple decreased as α was increased. In addition, the flat GD bandwidth which is defined as the bandwidth when GD is flat within acceptable τ ripple , was decreased when the GD response approaches toward the flat.
To investigate the effect of the α selection, Fig. 4 shows the calculated τ ripple . As observed from this figure, the τ ripple was decreased as the α was increased. In general, a high α is preferable for the minimum τ ripple .
Similarly, to investigate the effect of the selection of the z 1 , Fig. 5 shows the design graph for the provision of the relationship between the z c , C and z 1 for the arbitrary GD and f 0 . In these calculations, the normalized GD (τ f =f 0 × f 0 ) was chosen so that the designer can obtain the circuit parameters for any arbitrary specifications. From this graph, the z c was increased and C was decreased as the GD was increased. It is also clear from this graph that the practically realizable circuit parameters of the coupled lines can be obtained by appropriately selecting the z 1 . When the GD approaches a high value, the designer should select a low z 1 . Specifically, a low z 1 is preferable for a high GD and practically realizable coupled lines.
To calculate the GD bandwidth with the minimum τ ripple , the cut-off frequencies where the GD is approximately equal to the GD at f 0 should be found, as shown in Fig. 3 . The GD fractional bandwidth ( ) can be mathematically calculated as (12) .
where f 1 , and f 2 are lower, and upper cut-off frequencies in between which the GD is within the desired GD at f 0 as shown in Fig. 4 . Since it is complicated to find f 1 and f 2 by analytically using (6), a numerical method was used in MATLAB to find the for mathematical simplicity. Based on the MATLAB numerical analysis, Fig. 6 shows the calculated for different z 1 and α values. As GD was increased, the was decreased. In addition, the was slightly higher when the α is small, however, a small α increases the τ ripple . 
B. WIDEBAND FLAT GROUP DELAY CIRCUIT: ONE-PORT REFLECTIVE TYPE-II
In terms of complementarity of the type-I GD circuit, the short-circuited coupled line GD circuit was studied, and its schematic is depicted in Fig. 2(b) . The proposed reflective type-II wideband GD circuit consists of the λ/4 shortcircuited coupled lines and the TL with the normalized characteristic impedance of z 1 .
Using the y-parameters of the short-circuited coupled lines that are shown in (3), the reflection coefficient of this circuit is expressed by (13) , as follows:
Like the type-I circuit, the GD of the reflective type-II circuit that is shown in Fig. 2(b) was calculated using (15), as follows:
It becomes evident from (15) and (16) that, the GD response of the type-II circuit depends on the z 1 , z c and C. Here, the z 1 can be chosen arbitrarily, but the wideband flat GD can be obtained by selecting the appropriate z c and C. Furthermore, the z c can be expressed in terms of the GD and the C by applying f = f 0 in (15) as shown in the following formula (17) :
An examination of (17) showed that the value of z c is only real positive if 2f 0 τ Type-II f =f 0 z 1 > 1. Therefore, the C that can provide the wideband flat GD in the proposed circuit is empirically written using (18), as follows:
where β is a factor which provides a degree of freedom for the control of the τ ripple . Fig. 7 shows the calculated response of the reflective type-II GD circuit based on the analytical design equations. Table 2 shows the calculated circuit parameters with their design specifications wherein the GD at f 0 is fixed at 4 ns. In contrast to the open-circuited coupled line GD circuit, the z 1 should be high in this circuit. Like the type-I circuit, VOLUME 6, 2018 the τ ripple here is controlled by the varying of the C of the coupled line with aid of β. The flat GD bandwidth was increased with increase of the τ ripple . In addition, the GD approaches toward flat status through the increasing of β. For the investigation of the effect of β selection, Fig. 8 shows the calculated τ ripple of the type-II circuit with different z 1 values. As can be seen from this figure, the τ ripple can be minimized by increasing the β. In general, a higher β is preferable for obtaining minimum τ ripple .
To investigate the appropriate selection of z 1 , Fig. 9 shows the design graph that depicts the calculated z c and C for different z 1 values. From this graph, the C notably becomes low for the higher normalized GD, however, a higher z 1 is preferable for a higher GD because of the practically realizable circuit parameters of the coupled lines.
Like the type-I circuit, the of type-II circuit with the minimum τ ripple can be determined by finding the lower and upper cut-off frequencies where the GD is approximately equal to the GD at f 0 , as shown in Fig. 7 . For mathematical simplicity, MATLAB was used to calculate from (15) . Fig.  10 shows the calculated for different of z 1 and β values. From these graphs, the was decreased as GD was increased, and the for the small β values is slightly higher. 
C. WIDEBAND FLAT GROUP DELAY CIRCUIT: ONE-PORT REFLECTIVE TYPE-III
The reflective type-I and type-II circuits consist of the λ/4 TL and coupled line that increase the overall circuit size.
To miniaturize the circuit, another structure is studied and depicted in Fig. 2(c) . The proposed reflective type-III structure consists of λ/4 open-circuited and short-circuited coupled lines that are connected in parallel, thereby reducing the circuit size by 50% compared with the type-I and type-II circuits.
By using the normalized z-parameters of the open-circuited coupled lines and the y-parameters of short-circuited coupled lines, the reflection coefficient of this circuit is determined by (19) , as follows:
, (20a)
Furthermore, the GD of the reflective type-III circuit was calculated using (21), as follows:
As observed from (21) and (22), the GD response depends on the z c and C; therefore, the flat wideband GD can be obtained by properly selecting the z c and C. To determine appropriate z c and C for a flat GD response, the z c expression can be determined in terms of the GD and C using (23) by applying f = f 0 in (20) - (22), as follows:
The relation between the C, GD and f 0 of the type-III circuit that provides the flat GD response over a wide bandwidth can be empirically written using (24) , as follows:
where δ is a factor that controls the τ ripple . Fig. 11 shows the calculated GD responses of the type-III circuit with different δ values. The design specification and calculated circuit parameters are given in Table 3 . As observed from Fig. 11 , the GD bandwidth was increased with the decreasing C of the coupled lines. Like type-I and type-II circuits, the τ ripple was decreased and approached being flat as δ was increased. . 12 shows the calculated τ ripple of the type-III circuit with different δ values. As can be seen from the figure, the τ ripple can be minimized by increasing the δ. In general, a higher δ is preferable for the minimum τ ripple . . 13 shows the computed z c and C with the normalized GD for different δ values. As depicted in this figure, the values of C and z c were decreased with the increasing of the normalized GD. In addition, the z c became higher as the δ was decreased. Since the τ ripple depends on the δ, the GD response can be designed with a specified τ ripple . When the z c and C are determined based on a design specification (such as the GD at f 0 with the τ ripple ), it is possible to calculate the GD fractional bandwidth by finding the cut-off frequencies from (21) using MATLAB. Fig. 14 shows the computed for different δ values. As observed from this graph, the variation of is almost like those of the type-I and type-II circuits.
III. IMPLEMENTATION OF TWO-PORT NETWORKS USING HYBRID COUPLER
The reflection termination units can be combined to form a two-port network by using a hybrid coupler as shown in Fig. 15 . The assumption of the coupled and through responses of the hybrid coupler in Fig. 15 are S H 21 and S H 31 , respectively. The S-parameters of the two-port hybrid network combined with the two reflection termination units are expressed by [16] .
FIGURE 15. Two-port configuration of the combined reflective-type wideband group delay circuits.
The combined two-port GD circuit would exhibit a perfect matching (S 11 = 0) and transmission (S 21 = 1), but only if the hybrid coupler exhibited the S-parameters such that
Since the bandwidths of requirements are practically limited, any hybrid coupler implementation will affect the magnitude and GD responses of the overall combined two-port circuit. Therefore, the designer should choose a wideband hybrid coupler with a flat transmission magnitude and a high return loss of more than 20 dB over a wide operating band. The effect of the hybrid on the GD response of the combined two-port network may be quantified by adding the GD of hybrid to the GD of the coupled line reflection terminations. Since hybrid introduced GD can be considered constant over the bandwidth of the combined two-port GD circuit, the overall GD of the combined circuit is expressed by (26), as follows:
where τ c i is the GD of the reflective type of the GD circuits, whereas τ H is the GD of the hybrid. The expression (26) shows that the hybrid is essentially transparent to the reflective coupled line termination GD circuit at its coupled and through ports.
Based on the analysis and discussion in the previous sections, the design method of the proposed GD circuits is summarized as follows: a) Specify the center frequency (f 0 ), GD, and minimum in-band GD ripple ( τ ripple ). b) Specify value of the z 1 in cases of type-I and type-II circuits. Type-I: 0.4 ≤ z 1 ≤ 0.9 (refer to Fig. 5 ). Type-II: 1.6 ≤ z 1 ≤ 2.4 (refer to Fig. 9 ). c) Attainment of the values of factors (α, β and δ) for the specified τ ripple . The values of the α, β and δ can be estimated using Fig. 4 , Fig. 8 , and Fig. 12 , respectively. d) Calculate the C and z c using (9) -(10) for type-I, (17) - (18) for type-II, and (23) - (24) for type-III circuit. e) Calculate the overall magnitude/GD responses using (4) - (7) for type-I, (13) - (16) for type-II, and (19) - (22) for type-III circuit. f) Calculate the using (6) for type-I, (15) for type-II and (21) for type-III circuit. Alternatively, Refer Fig. 6 , Fig. 10 and Fig. 14 for type-I, -II and -III circuits, respectively.
3316 VOLUME 6, 2018 g) Obtain physical dimensions: length, width, and spacing of coupled line and TL using ADS LinCal for the specified substrate. h) Convert the one-port to the two-port network using a hybrid coupler and finally, optimize the physical dimensions using a EM simulator.
IV. EXPERIMENTAL DEMONSTRATION AND RESULTS
For the experimental demonstration, prototypes were designed for GD of 4 ns at f 0 = 2.5 GHz and fabricated on RT/Duroid 5880 substrate with a dielectric constant (ε r ) of 2.20 and thickness (h) of 0.787 mm. The simulation was performed co-simulation using ANSYS HFSS 15 and ADS 2016. In these works, ANAREN hybrid coupler S03A2500N1was used.
A. RESULTS OF WIDEBAND REFLECTIVE TYPE-I GROUP DELAY CIRCUIT
Assuming hybrid with GD = 0.2 ns, the reflective type-I circuit is designed for a GD of 3.8 ns with an τ ripple of 6%. Using design method that is previously described, the calculated circuit parameters for the given specification are determined as z 1 = 0.55 , z c = 2.0469 , C = −21.0967 dB, z 0e = 2.2360 , and z 0o = 1.8738 . These circuits are renormalized with respect to the port impedance of 50 for the implementation on the specified substrate. The physical dimensions were obtained using ADS LinCal and they were optimized using a co-simulation between the HFSS and ADS software packages. Fig. 16 shows the layout and a photograph of the fabricated circuit. In addition, the maximum GD is flat over frequency range of 2.41 to 2.63 GHz with the = 8.8 %. The return losses in overall measured bandwidth are greater than −21 dB.
B. RESULTS OF THE WIDEBAND REFLECTIVE TYPE-II GROUP DELAY CIRCUIT
Similar to the type-I circuit, a prototype of the type-II circuit was designed and fabricated at f 0 = 2.5 GHz with a GD of 4 ns and a τ ripple of 3.2%. The calculated circuit parameters of the designed circuit are given as z 1 = 2.3 , z c = 0.9747 , C eff = −20.0545 dB, z 0e = 1.0769 and z 0o = 0.8822 . Fig. 18(a) shows the layout and physical dimensions of the designed circuit while photograph of fabricated circuit is presented in Fig. 18(b) . and |S 21 | = −1.47 dB, respectively. In addition, the measured flat GD fractional bandwidth is given as 8.7%. Similarly, the measured input and output return losses at f 0 are |S 11 | = −21.28 dB and |S 22 | = − 23.75 dB, respectively.
C. RESULTS OF WIDEBAND REFLECTIVE TYPE-III GROUP DELAY CIRCUIT
For experimental validation of the type-III circuit, a prototype was designed and fabricated at f 0 = 2.5 GHz with a GD of 4 ns and a τ ripple of 3.5%. The calculated circuit parameters for the given specification were obtained as z 0e = 2.0938 , and z 0o = 1.1895 . Fig. 20 shows the layout and a photograph of circuit type-III with physical dimensions. Fig. 21 shows the measured and simulated S-parameters and GDs. From the experiment, the GD is 4.20 ns at f 0 and τ ripple is 3.52%. In addition, the flat GD fractional bandwidth of the fabricated the type-II circuit is 8.4%. Similarly, the measured S-parameters at the f 0 are |S 21 | = −2.05 dB, |S 11 | = −26.29 dB, and |S 22 | = −28.33 dB, respectively.
D. RESULTS OF COMBINED CIRCUITS FOR PRESCRIBED HIGHER FLAT GROUP DELAY
The higher flat GD response can be realized by a cascading sufficient number of combined reflective-type circuits as shown in Fig. 22 , and this contribute the GD at center frequency to form overall GD response. To avoid an imbalance, each of the combined GD circuits should be identical.
For the experimental demonstration, two units of the reflective type-I circuit with a GD of 4.10 ns were cascaded and measured. Fig. 23 shows the experiment results of the cascaded two units of the reflective type-I circuits, which provides the GD at f 0 = 2.5 is 8.22 ns with the τ ripple = 3.46% and the = 8.4%. The measured S-parameters at f 0 are given as |S 11 | = −31.2 dB, |S 22 | = −24.78 dB and |S 21 | = −3.56 dB. Table 4 shows the performance comparison of the proposed work with the state-of-art works. As can be seen from this table, the proposed work provides a wideband flat GD and a GD enhancement capability. In addition, the proposed structures are very simple and transformative (bandpass to low-pass domain and then, back to bandpass domain) processes are not required to calculate circuit parameters.
V. CONCLUSION
This work consists of presentation of the reflection-type wideband flat group delay circuits (type-I, type-II, and type-III) for which coupled lines are used. The analytical design equations that were used for calculation of the circuit parameters with arbitrarily specified group delay are supplied. For the experimental validation, the prototypes of wideband group delay circuits were fabricated at the center frequency of 2.5 GHz. To obtain a higher group delay with the wideband bandwidth, a number of reflection-type GD circuit units were cascaded. The experiment results indicate that the proposed structures can provide a wideband flat group delay response, and are applicable to various RF/microwave circuits, such as the wideband analog RF self-interference cancellation, the RF amplifier linearization, and real-time analog radio signal processing.
